#### SOUMITA HALDAR CHAKRABORTY

Email:-soumita.halderchakraborty@nitmas.edu.in

#### TEACHING EXPERIENCE

Total teaching experience 5 years

1) As an assistant professor in Dept of electronics and communication engineering in Neotia Institute of Technology Management and Science (NITMAS) from 3<sup>rd</sup> september 2014 to till now.

### Award and achievement

- Best Research Scholar Paper award by IEEE WIE section for paper "SoumitaHaldarChakraborty, Suman Haldar "Design and Analysis of Ternary Logic Gates and Combinational Circuits in 180nm CMOS" in NCTS-2K17 sponsored by IEEE WIE Kolkata section and IEI.
- 2) NPTEL online certification (Roll No-NPTEL18EE03S2510366) in Principle of Communication Sytems-I from IIT Kanpur.

# Professional course / Workshop/Conferences

- Attend NCTS-2K17 conference ,technically sponsored by IEEE WIE Kolkata section and IEI as an author.
- 2. Attend international conference on "Emerging Trends in Electronic Devices and Computational Techniques; EDCT2018" at GNIT campus on March'2018 technically sponsored by IEEE Kolkata section.

#### RESEARCH PUBLICATION

- 1. Soumita Haldar Chakraborty, Suman Haldar, Amitava Sinha, Pizush Biswas "LOW POWER CONFIGURABLE MODULATOR USING TERNARY LOGIC, "International journal of Engineering Science and Technology, ISSN:0975-5462, vol.7 No3, Mar 2015.
- 2. Suman Haldar, Soumita Haldar Chakraborty, Pradipto Maity "Implementation and comparative study of a High-Speed Multimode Digital Modulator for Power Constrained Digital Communication" International journal of Engineering Science and Technology, ISSN: 0975-5462 Vol. 8 No.07 Jul 2016
- 3. Soumita Haldar Chakraborty, Suman Haldar "Design and Analysis of Ternary Logic Gates and Combinational Circuits in 180nm CMOS" International Journal of Scientific & Engineering Research, Volume 8, Issue 3, March-2017,ISSN 2229-5518,in NCTS-2K17.technically sponsored by IEEE WIE Kolkata section and IEI.
- 4. Soumita Haldar Chakraborty, Suman Haldar "Implementation and Study of High Speed Multimode Digital Modulator Using Ternary Logic". The international conference on "Emerging Trends in Electronic Devices and Computational Techniques; EDCT2018" at GNIT campus on 8<sup>th</sup> March'2018 technically sponsored by IEEE Kolkata section DOI:IEEE- 10.1109/EDCT.2018.8405056.

## SUBJECT TAUGHT

Basic Electronics, Analog Electronics, Analog Communication, Microprocessor & microcontroller, Solid State Device, Electronics Measurement and Instrumentation, Circuit Theory, E.M. Theory and Transmission Line, Analog and Digital Electronics, Communication Engineering and Coding Theory, Sensor and Transducer

## Project guided

Design and Implementation of Logic Gates Using Ternary Logic.

# SOFTWARE SKILLS

1. Windows 98/ 2000/XP, windows 7, windows 8 and windows 10 2. Microsoft office word, excel and power point version 7 onwards 3. Latex 4. Tanner EDA Tool 5. KEIL IDE including Flash magic tool for 8051 series 6. Circuit maker and SPICE7. Orcad8.MAT LAB.

## TEACHING METHODOLOGIES FOLLOWED

1. Course file 2. Power point presentation 3. Quiz 4. Fortnightly assignment 5. Periodic test.

### OTHER RESPONSIBILITIES AND PROFESSIONAL ACTIVITIES

- 1. Mentoring 3<sup>rd</sup> year B.tech students of ECE since 2018.
- 2. Actively involved in student counseling and student admission procedure in 2017 onwards.

**Signature** 

Sounita Halder Chekroboty